Published January 1, 2003
| Submitted
Technical Report
Open
An Architecture for Asynchronous FPGAs
Chicago
An error occurred while generating the citation.
Abstract
We present an architecture for a quasi delay-insensitive asynchronous field-programmable gate array. The logic cell is a complete asynchronous pipeline stage and the interconnects are entirely delay insensitive, eliminating all timing issues from the place-and-route procedure.
Attached Files
Submitted - caltech_afpga.ps
Files
Files
(366.8 kB)
| Name | Size | Download all |
|---|---|---|
|
md5:d50111f386da66f5e93afae452750d92
|
366.8 kB | Download |
Additional details
- Eprint ID
- 27070
- Resolver ID
- CaltechCSTR:2003.006a
- Created
-
2003-11-05Created from EPrint's datestamp field
- Updated
-
2019-10-03Created from EPrint's last_modified field
- Caltech groups
- Computer Science Technical Reports