Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published April 30, 2001 | Submitted
Report Open

Pipelined Asynchronous Circuits

Abstract

This thesis presents a design style for implementing communicating sequential processes (CSP) as quasi delay insensitive asynchronous circuits, based on the compilation method of [1]. Although hand compilation can always yield optimal circuits to a good designer, a restricted approach is suggested which can easily implement circuits with some slack between inputs and outputs. These circuits are fast and versatile building blocks for highly pipelined designs. The first chapter presents the implementation approach for individual cells. The second chapter investigates the time behavior of complex pipelined circuits, with the goal of adding slack where necessary and adjusting transistor sizes to optimize the overall throughput.

Additional Information

© 1998 California Institute of Technology. June 1995, revised June 1998.

Attached Files

Submitted - CSTR1998.pdf

Submitted - postscript.ps

Files

CSTR1998.pdf
Files (1.2 MB)
Name Size Download all
md5:79861ab4a8cb0f9aa710e2cd93b1ec5b
349.0 kB Preview Download
md5:4fe88e313482776ddd12f4db142aded3
862.2 kB Download

Additional details

Created:
August 19, 2023
Modified:
October 24, 2023