Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published May 14, 2001 | Submitted
Report Open

On Detection and Generation of Dead-lock free Reshuffling in the VLSI Synthesis Method

Abstract

With the quick growth in the scale of VLSI circuits and the accordingly increasing complexity in the design of those large systems, the correctness of the design has demanded designers' attention. There are (recent) examples of microprocessors which have "bugs" in the designs and this raises questions about their reliability in performance. Personally, I am strongly against the popular use of word "bug" in the computer science world when people refer to their mistakes in the design. Mistake as defined by Webster is a wrong action or statement proceeding from faulty judgment, inadequate knowledge, or inattention; so it's not like a bug which crawls into our system on its own and ruins our life, but is a reflection of wrong decisions or of the inadequacy in our design methodology.

Additional Information

© 1996 California Institute of Technology. May 26, 1995; revised on July 31, 1995.

Attached Files

Submitted - 96-10.pdf

Submitted - 96-10.ps

Files

96-10.pdf
Files (7.9 MB)
Name Size Download all
md5:39b589a8bbc7c88a3f384d094a7fe798
3.5 MB Preview Download
md5:cc3ceb60fa0a249e5105b49af7c782e2
4.4 MB Download

Additional details

Created:
August 20, 2023
Modified:
October 24, 2023