Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published May 14, 2001 | Submitted
Report Open

Low-Energy Asynchronous Memory Design

Abstract

We introduce the concept of energy per operation as a measure of performance of an asynchronous circuit. We show how to model energy consumption based on the high-level language specification. This model is independent of voltage and timing considerations. We apply this model to memory design. We show first how to dimension a memory array, and how to break up this memory array into smaller arrays to minimize the energy per access. We then show how to use cache memory and pre-fetch mechanisms to further reduce energy per access.

Additional Information

© 1994 California Institute of Technology. The research described in this paper was sponsored by the Advanced Research Projects Agency ARPA Order number 6202 and monitored by the Office of Naval Research under contract number N00014-87-K-0745.

Attached Files

Submitted - 94-21.pdf

Submitted - 94-21.ps

Files

94-21.pdf
Files (446.9 kB)
Name Size Download all
md5:6c92fcc98769efef463710b8f81bc653
226.1 kB Preview Download
md5:cfc1e0afde84967ea78abfbd5a9cffe3
220.8 kB Download

Additional details

Created:
August 22, 2023
Modified:
January 13, 2024