Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1982 | public
Report Open

The torus: an exercise in constructing a processing surface

Abstract

A "Processing Surface" is defined as a large, dense, and regular arrangement of processor and storage modules on a two-dimensional surface, e.g. a VLSI chip. A general method is described for distributing parallel recursive computations over such a surface. Scope rules enforcing the "locality" of variables and procedure parameters are introduced in the programming language. These rules and a particular interconnection of the modules on the surface make it possible to transmit parameter and variable values between modules without using extraneous communication actions. The choice of the Processing Surface topology for binary recursive computations is discussed and a torus-like topology is chosen.

Additional Information

Proceedings of the Second Caltech Conference on VLSI, January 1981

Files

5047-TR-82.pdf
Files (1.3 MB)
Name Size Download all
md5:c2e256a0f1a1d23e3bca690ec9d96d86
1.3 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
December 22, 2023