Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published December 4, 2002 | Submitted
Report Open

Modeling and Verification in Structured Integrated Circuit Design

Abstract

Traditional design tools based on geometric representations do not provide an adequate base from which to construct and verify silicon implementations of complex systems. More comprehensive structural, physical and behavioural descriptions must be developed from appropriate representations. This thesis proposes models which may be used to construct unified and consistent descriptions of the structural, physical and behavoural attributes of a design. It also discusses a method of capturing these descriptions using a textual representation embedded in an object oriented programming language. A range of subsytems have been implemented within a design environment tailored to the proposed models of the design activitiy. In addition to the typical graphical feedback and mask making oriented output a comprehensibe list of verificaiton procedures has been integrated into the system. These include dimensional design rule checking, electrical calculations, connectivity verification and simulation at a number of levels of abstraction.

Attached Files

Submitted - TR_3642.pdf

Files

TR_3642.pdf
Files (11.2 MB)
Name Size Download all
md5:a4defacd42f2bd13ddc7d287dceb3483
11.2 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
January 13, 2024