Published June 2002
| Published
Book Section - Chapter
Open
A 1.6 Gb/s, 3 mW CMOS receiver for optical communication
Chicago
Abstract
A 1.6 Gb/s receiver for optical communication has been designed and fabricated in a 0.25-μm CMOS process. This receiver has no transimpedance amplifier and uses the parasitic capacitor of the flip-chip bonded photodetector as an integrating element and resolves the data with a double-sampling technique. A simple feedback loop adjusts a bias current to the average optical signal, which essentially "AC couples" the input. The resulting receiver resolves an 11 μA input, dissipates 3 mW of power, occupies 80 μm x 50 μm of area and operates at over 1.6 Gb/s.
Additional Information
© 2002 IEEE. Reprinted with Permission. Publication Date: 13-15 June 2002. The authors would like to thank David A.B. Miller, Diwakar Agarwal, Samuel Palermo, Timothy J. Drabik, Jaeseo Lee, Vladimir Stojanovic, Henrik Johansson for technical discussions and National Semiconductor for fabricating the test chip.Attached Files
Published - EMAvlsic02.pdf
Files
EMAvlsic02.pdf
Files
(325.6 kB)
Name | Size | Download all |
---|---|---|
md5:d2bf2b6533daeed599209bcc656ded00
|
325.6 kB | Preview Download |
Additional details
- Eprint ID
- 10552
- Resolver ID
- CaltechAUTHORS:EMAvlsic02
- Created
-
2008-05-19Created from EPrint's datestamp field
- Updated
-
2023-03-15Created from EPrint's last_modified field