Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1999 | Published
Book Section - Chapter Open

A novel system architecture for real-time low-level vision

Abstract

A novel system architecture that exploits the spatial locality in memory access that is found in most low-level vision algorithms is presented. A real-time feature selection system is used to exemplify the underlying ideas, and an implementation based on commercially available Field Programmable Gate Arrays (FPGA's) and synchronous SRAM memory devices is proposed. The peak memory access rate of a system based on this architecture is estimated at 2.88 G-Bytes/s, which represents a four to five times improvement with respect to existing reconfigurable computers.

Additional Information

© Copyright 1999 IEEE. Reprinted with permission. Publication Date: 30 May-2 June 1999.

Attached Files

Published - BENiscas99.pdf

Files

BENiscas99.pdf
Files (371.3 kB)
Name Size Download all
md5:302cc9d3219fd1e7fc8d0dbd6f1b9dcd
371.3 kB Preview Download

Additional details

Created:
August 22, 2023
Modified:
October 17, 2023