Published May 2001
| Published
Book Section - Chapter
Open
VLSI neural network with digital weights and analog multipliers
- Creators
- Koosh, Vincent F.
- Goodman, Rodney
Abstract
A VLSI feedforward neural network is presented that makes use of digital weights and analog multipliers. The network is trained in a chip-in-loop fashion with a host computer implementing the training algorithm. The chip uses a serial digital weight bus implemented by a long shift register to input the weights. The inputs and outputs of the network are provided directly at pins on the chip. The training algorithm used is a parallel weight perturbation technique. Training results are shown for a 2 input, 1 output network trained with an AND function, and for a 2 input, 2 hidden unit, I output network trained with an XOR function.
Additional Information
© 2001 IEEE.Attached Files
Published - 00921290.pdf
Files
00921290.pdf
Files
(353.2 kB)
Name | Size | Download all |
---|---|---|
md5:1860ec9134647f85b4c7df5f440034fb
|
353.2 kB | Preview Download |
Additional details
- Eprint ID
- 95086
- Resolver ID
- CaltechAUTHORS:20190429-151824627
- Created
-
2019-04-29Created from EPrint's datestamp field
- Updated
-
2021-11-16Created from EPrint's last_modified field