Nanowire-Based Programmable Architectures
- Creators
- Dehon, André
Abstract
Chemists can now construct wires which are just a few atoms in diameter; these wires can be selectively field-effect gated, and wire crossings can act as diodes with programmable resistance. These new capabilities present both opportunities and challenges for constructing nanoscale computing systems. The tiny feature sizes offer a path to economically scale down to atomic dimensions. However, the associated bottom-up synthesis techniques only produce highly regular structures and come with high defect rates and minimal control during assembly. To exploit these technologies, we develop nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices. Using 10nm pitch nanowires, these nanowire-based programmable architectures offer one to two orders of magnitude greater mapped-logic density than defect-free lithographic FPGAs at 22nm.
Additional Information
© 2005 ACM. Received June 2005; accepted July 2005. This research was supported by the Defense Advanced Research Projects Agency under ONR contracts N00014-01-0651 and N00014-04-1-0591. This material is based on work supported by the Department of the Navy, Office of Naval Research. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the Office of Naval Research.Additional details
- Eprint ID
- 66306
- Resolver ID
- CaltechAUTHORS:20160420-100045980
- Office of Naval Research (ONR)
- N00014-01-0651
- Office of Naval Research (ONR)
- N00014-04-1-0591
- Defense Advanced Research Projects Agency (DARPA)
- Created
-
2016-04-20Created from EPrint's datestamp field
- Updated
-
2021-11-10Created from EPrint's last_modified field