Published 1997
| Published
Book Section - Chapter
Open
An Adaptive WTA using Floating Gate Technology
Chicago
Abstract
We have designed, fabricated, and tested an adaptive Winner-Take-All (WTA) circuit based upon the classic WTA of Lazzaro, et al [1]. We have added a time dimension (adaptation) to this circuit to make the input derivative an important factor in winner selection. To accomplish this, we have modified the classic WTA circuit by adding floating gate transistors which slowly null their inputs over time. We present a simplified analysis and experimental data of this adaptive WTA fabricated in a standard CMOS 2µm process.
Additional Information
© 1997 Massachusetts Institute of Technology.Attached Files
Published - 1205-an-adaptive-wta-using-floating-gate-technology.pdf
Files
1205-an-adaptive-wta-using-floating-gate-technology.pdf
Files
(1.4 MB)
Name | Size | Download all |
---|---|---|
md5:01801b65e538e049a16133313aa2fa90
|
1.4 MB | Preview Download |
Additional details
- Eprint ID
- 64695
- Resolver ID
- CaltechAUTHORS:20160223-161112244
- Created
-
2016-02-24Created from EPrint's datestamp field
- Updated
-
2019-10-03Created from EPrint's last_modified field
- Caltech groups
- Koch Laboratory (KLAB)
- Series Name
- Advances in Neural Information Processing Systems
- Series Volume or Issue Number
- 9