Published 1996
| Published
Book Section - Chapter
Open
Parallel analog VLSI architectures for computation of heading direction and time-to-contact
Chicago
Abstract
We describe two parallel analog VLSI architectures that integrate optical flow data obtained from arrays of elementary velocity sensors to estimate heading direction and time-to-contact. For heading direction computation, we performed simulations to evaluate the most important qualitative properties of the optical flow field and determine the best functional operators for the implementation of the architecture. For time-to-contact we exploited the divergence theorem to integrate data from all velocity sensors present in the architecture and average out possible errors.
Additional Information
© 1996 Massachusetts Institute of Technology. This work was supported by grants from ONR, ERC and Daimler-Benz AG. The velocity sensor was developed in collaboration with R. Sarpeshkar. The chips were fabricated through the MOSIS VLSI Fabrication Service.Attached Files
Published - 1125-parallel-analog-vlsi-architectures-for-computation-of-heading-direction-and-time-to-contact.pdf
Files
1125-parallel-analog-vlsi-architectures-for-computation-of-heading-direction-and-time-to-contact.pdf
Files
(1.5 MB)
Name | Size | Download all |
---|---|---|
1125-parallel-analog-vlsi-architectures-for-computation-of-heading-direction-and-time-to-contact.pdf
md5:3e4372b5a800a630212e5202a2d383d6
|
1.5 MB | Preview Download |
Additional details
- Eprint ID
- 64688
- Resolver ID
- CaltechAUTHORS:20160223-151638158
- Office of Naval Research (ONR)
- European Research Council (ERC)
- Daimler-Benz AG
- Created
-
2016-02-24Created from EPrint's datestamp field
- Updated
-
2019-10-03Created from EPrint's last_modified field
- Caltech groups
- Koch Laboratory (KLAB)
- Series Name
- Advances in Neural Information Processing Systems
- Series Volume or Issue Number
- 8