Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1990 | Published
Book Section - Chapter Open

VLSI Implementation of a High-Capacity Neural Network Associative Memory

Abstract

In this paper we describe the VLSI design and testing of a high capacity associative memory which we call the exponential correlation associative memory (ECAM). The prototype 3µ-CMOS programmable chip is capable of storing 32 memory patterns of 24 bits each. The high capacity of the ECAM is partly due to the use of special exponentiation neurons, which are implemented via sub-threshold MOS transistors in this design. The prototype chip is capable of performing one associative recall in 3 µS.

Additional Information

© 1990 Morgan Kaufmann. This work was supported in part by NSF grant No. MIP-8711568.

Attached Files

Published - 217-vlsi-implementation-of-a-high-capacity-neural-network-associative-memory.pdf

Files

217-vlsi-implementation-of-a-high-capacity-neural-network-associative-memory.pdf

Additional details

Created:
August 19, 2023
Modified:
January 13, 2024