Published May 1995
| Published
Book Section - Chapter
Open
A νMOS soft-maximum current mirror
Chicago
Abstract
In this paper, we describe a novel circuit consisting of N+1 MOS transistors and a single floating gate which computes a soft maximum of N current inputs and reflects the result in the output transistor. An intuitive description of the operation of the circuit is given. Data from a working two-input version of the circuit is presented and discussed. The circuit features a high output voltage swing and an interesting feedback mechanism which causes its output impedance to be comparable to that of a normal MOS transistor despite the fact that the output device is a floating-gate transistor.
Additional Information
© 1995 IEEE. This material is based upon work supported in part under a National Science Foundation Graduate Research Fellowship, the Office of Naval Research, ARPA, and the Beckman Foundation.Attached Files
Published - 00523876.pdf
Files
00523876.pdf
Files
(368.4 kB)
Name | Size | Download all |
---|---|---|
md5:79dd91a50172511a9ca285f82e1f468d
|
368.4 kB | Preview Download |
Additional details
- Eprint ID
- 53644
- Resolver ID
- CaltechAUTHORS:20150113-151535084
- NSF Graduate Research Fellowship
- Office of Naval Research (ONR)
- Advanced Research Projects Agency (ARPA)
- Arnold and Mabel Beckman Foundation
- Created
-
2015-01-13Created from EPrint's datestamp field
- Updated
-
2021-11-10Created from EPrint's last_modified field