Published March 1991
| Published
Journal Article
Open
Analog VLSI model of binaural hearing
- Creators
-
Mead, Carver A.
- Arreguit, Xavier
- Lazzaro, John
Abstract
The stereausis model of biological auditory processing was proposed as a representation that encodes both binaural and spectral information in a unified framework. We describe a working analog VLSI chip that implements this model of early auditory processing in the brain. The chip is a 100 000-transistor integrated circuit that computes the stereausis representation in real time, using continuous-time analog processing. The chip receives two audio inputs, representing sound entering the two ears, computes the stereausis representation, and generates output signals that can directly drive a color CRT display.
Additional Information
© Copyright 1991 IEEE. Manuscript received August 21, 1990; rev:sed Novernher 22, 1990. This work was supported by the Office of Naval Research, the California Office of Competitive Technology, and the System Development Foundation. IEEE Log Number 9042028. The authors thank R. Lyon for many helpful discussions. Chip fabrication was provided by DARPA through the MOSIS fabrication service.Attached Files
Published - 00080333.pdf
Files
00080333.pdf
Files
(994.0 kB)
| Name | Size | Download all |
|---|---|---|
|
md5:61d99d1c8eccbfb665c5bce1289bac00
|
994.0 kB | Preview Download |
Additional details
- Eprint ID
- 53091
- Resolver ID
- CaltechAUTHORS:20141222-115251890
- Office of Naval Research (ONR)
- California Office of Competitive Technology
- System Development Foundation
- Created
-
2014-12-22Created from EPrint's datestamp field
- Updated
-
2021-11-10Created from EPrint's last_modified field