Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1982 | public
Report Open

A Comparison of MOS PLAs

Abstract

This paper discusses Pl.A designs in three MOS technologies: NMOS, CMOS/SOS and CMOS-Bulk. The purpose of this paper is not to introduce a new and exciting PLA design, nor is it to recommend one fabrication technology over another. Its purpose is to use PLAs as a standard, hopefully familiar layout strategy so that new designers can get a better understanding of the advantages and disadvantages of all three technologies from a designer's viewpoint. It is hoped that this paper will provide more data to those who must select a technology for their integrated circuit fabrication.

Additional Information

This work was supported in part by the Deep Space Network. Larry Matheney of Synmos, Chuck Seitz of Caltech, and Tom Griswold all contributed greatly to my understanding of CMOS. Don Speck and Pete Hunter laid out the CMOS SOS PLA.

Files

5059_TM_82.pdf
Files (2.3 MB)
Name Size Download all
md5:9f74b771331005a0f97f5ba491484f6b
2.3 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
December 22, 2023