Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published August 4, 1983 | public
Report Open

Minimum propagation delays in VLSI

Abstract

In this paper we demonstrate that it is possible to achieve propagation delays that are logarithmic in the lengths of the wires, provided the connection pattern is designed to meet rather strong constraints. These constraints are, in effect, satisfied only by connection patterns that exhibit a hierarchical structure. We also show that, even at the ultimate physical limits of the technology, the propagation for reasonably sized VLSI chips is dominated by these considerations, rather than by the speed of light.

Additional Information

Copyright, California Institute of Technology, 1981. The research described in this paper was sponsored by the Office of Naval Research Contract No. N00014-76-C-0367 and by the Defense Advanced Research Agency, ARPA Order number 3771, and monitored by the Office of Naval Research under Contract number N00014-79-C-0597.

Files

TM_4601.pdf
Files (1.6 MB)
Name Size Download all
md5:18408c0bc30ed60bd14f31a52db36f11
1.6 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
March 5, 2024