Switch-Level Modeling of MOS Digital Circuits
- Creators
- Bryant, Randal E.
Abstract
The switch-level model describes the logical behavior of digital circuits implemented in metal oxide semiconductor (MOS) technology. In this model a network consists of a set of nodes connected by transistor "switches" with each node having a state 0, 1, or X, and each transistor having a state open, closed, or unknown. The logic simulator MOSSIM II has been implemented with this model as its basis. MOSSIM II can simulate a wide variety of MOS circuits at speeds approaching those of event-driven logic gate simulators. The simulator can apply additional tests to detect potential timing errors, unrestored logic levels in CMOS, and unrefreshed dynamic charge. This paper provides an overview of the switch-level model and how it is applied in MOSSIM II.
Additional Information
This paper will appear in the Proceedings of ISCAS 1982. This work was funded in part by Defense Advanced Research Contracts Agency ARPA Order Number 3771 and by the Caltech Silicon Structures Project.Files
| Name | Size | Download all |
|---|---|---|
|
md5:90a3a974b5cbaa130950e5dff6302371
|
1.5 MB | Preview Download |
Additional details
- Eprint ID
- 30201
- Resolver ID
- CaltechAUTHORS:20120419-112428166
- Defense Advanced Research Projects Agency (DARPA)
- ARPA order 3771
- Caltech Silicon Structures Project
- Created
-
2012-05-01Created from EPrint's datestamp field
- Updated
-
2019-10-03Created from EPrint's last_modified field
- Caltech groups
- Computer Science Technical Reports
- Other Numbering System Name
- Computer Science Technical Memorandum
- Other Numbering System Identifier
- 5012