Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 2008 | Published
Book Section - Chapter Open

A 6-to-18 GHz tunable concurrent dual-band receiver front end for scalable phased arrays in 130nm CMOS

Abstract

This paper presents a study and design of tunable concurrent dual-band receiver. Different system architectures and building blocks have been compared and analyzed. A tunable concurrent dual-band receiver front end has then been fabricated and characterized. It operates across a tri-tave 6-18 GHz bandwidth with a nominal 17-25 dB conversion gain, worst-case -15 dBm IIP3, and worst-case -24.5 dBm ICP 1 dB.

Additional Information

© 2008 IEEE. Issue Date: June 17 2008-April 17 2008; Date of Current Version: 15 July 2008. The authors would like to thank H. Wang, F. Bohn, A. Natarajan and E. Keehr of the California Institute of Technology, and J. DeFalco, R. Healy, and M. Sarcione of Raytheon for their technical discussions. The authors would also like to acknowledge Office of Naval Research for the support under contract N00014-04-C-0588.

Attached Files

Published - Wang2008p84522008_Ieee_Radio_Frequency_Integrated_Circuits_Symposium_Vols_1_And_2.pdf

Files

Wang2008p84522008_Ieee_Radio_Frequency_Integrated_Circuits_Symposium_Vols_1_And_2.pdf

Additional details

Created:
August 22, 2023
Modified:
October 20, 2023