Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published April 11, 2002 | Submitted
Report Open

Global and local properties of asynchronous circuits optimized for energy efficiency

Abstract

In this paper we explore global and local properties of asynchronous circuits sized for the energy efficiency metric Et^2. We develop a theory that enables an abstract view on transistor sizing. These results allow us to accurately estimate circuit performance and compare circuit design choices at logic gate level without going through the costly sizing process. We estimate that the improvement in energy efficiency due to sizing is 2 to 3.5 times when compared to a design optimized for speed.

Additional Information

© 2001 California Institute of Technology. We wish to thank the members of the Asynchronous VLSI Group at Caltech for many stimulating discussions: Mika Nyström Catherine Wong and Karl Papadantonakis and José Tierno from IBM TJ Watson Research Center. The research described in this paper was sponsored by the Defense Advanced Research Projects Agency and monitored by the Air Force under contract F29601-00-K-0184.

Attached Files

Submitted - CSTR2001.pdf

Submitted - paper_new.ps

Files

CSTR2001.pdf
Files (559.2 kB)
Name Size Download all
md5:615422c3f1086ae5c0d47062d33c223c
189.8 kB Preview Download
md5:281f98654970f92c0f588f3e31a9ecba
369.3 kB Download

Additional details

Created:
August 19, 2023
Modified:
October 24, 2023