Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published December 12, 2001 | Submitted
Report Open

Asynchronous Pulse Logic

Nyström, Mika

Abstract

This thesis explores a new way of computing with CMOS digital circuits, single-track--handshake asynchronous pulse-logic (STAPL). These circuits are similar to quasi delay-insensitive (QDI) circuits, but the normal four-phase QDI handshake is replaced with a simpler two-phase pulsed handshake. While a delay-insensitive two-phase handshake requires complicated decoding circuits, the pulsed handshake maintains the simpler, electrically beneficial signaling senses of four-phase handshaking by using timing assumptions that are easy to meet. We cover many aspects of designing moderately large digital systems out of STAPL circuits, from the communicating-process level to the production-rule and transistor level. We study the theory of operation of pulsed asynchronous circuits, starting with simple pulse repeaters; hence we progress to a general theory of operation for pulsed asynchronous circuits. This theory is a generalization of the theory of operation of synchronous digital circuits. We then develop the family of STAPL circuits. This is a complete family of dataflow processes: the presented circuits can compute unconditionally as well as conditionally; they can also store state and arbitrate. Next, we present some aspects of automatic design-tools for compiling from a higher-level description to STAPL circuits. Many of these aspects apply equally well to tools for QDI circuits; in particular, we study boolean-simplification operations that may be used for improving the performance of slack-elastic asynchronous systems. Finally, a simple 32-bit microprocessor is presented as a demonstration that the circuits and design methods work as described. Comparisons are made, mainly with QDI asynchronous design-styles: SPICE simulations in 0.6-µm CMOS suggest that a system built out of automatically compiled STAPL circuits performs at about three times higher throughput (650--700~MHz in 0.6-µm CMOS) compared with a similar system built out of carefully hand-compiled QDI circuits; the STAPL system uses about twice the energy per operation and twice the area; in other words, the STAPL system improves on the QDI system by four to five times as measured by the Et^2 and At^2 metrics.

Additional Information

© 2001 Mika Nyström, California Institute of Technology.

Attached Files

Submitted - CSTR2001.pdf

Submitted - tr_main.ps

Files

CSTR2001.pdf
Files (3.3 MB)
Name Size Download all
md5:4ed833baaf8aea210e8b0da90bfbf99e
2.0 MB Download
md5:1d9ea7d1feba9c71f6e0b7a5d45988be
1.3 MB Preview Download

Additional details

Created:
August 21, 2023
Modified:
October 24, 2023