Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published January 1, 1990 | public
Report Open

Performance Analysis and Optimization of Asynchronous Circuits

Abstract

We present a method for analyzing the time performance of asynchronous circuits, in paxticulax, those derived by program transformation from concurrent programs using the synthesis approach developed by the second author. The analysis method produces a performance metric (related to the time needed to perform an operation) in terms of the primitive gate delays of the circuit. Such a metric provides a quantitative means by which to compare competing designs. Because the gate delays are functions of transistor sizes, the performance metric can be optimized with respect to these sizes. For a large class of asynchronous circuits-including those produced by using our synthesis method-these techniques produce the global optimum of the performance metric. A CAD tool has been implemented to perform this optimization.

Files

postscript.pdf
Files (1.8 MB)
Name Size Download all
md5:6b133b86f6fc33d5da171f6e8e7092a4
964.5 kB Download
md5:812e0211dcd351ed981512a927c69151
786.0 kB Preview Download

Additional details

Created:
August 19, 2023
Modified:
December 22, 2023