A Graph Model and the Embedding of MOS Circuits
- Creators
- Ng, Tak-Kwong
Abstract
The direct automated transformation of a circuit into the "best" physical layout is hard. An alternative is the transformation of a circuit into a suitable intermediate form, the layout topology. Each layout topology defines an equivalence class of physical layouts. A few layout topologies can be chosen according to their likeliness for leading to the "best" design. Each of these layout topologies can then be transformed into a physical layout that will be optimized. The final design can be chosen from the set of optimized physical layouts. Each optimized physical layout corresponds to a unique layout topology. A circuit is modeled as a graph, The circuit's graph model is analyzed by the embedding algorithm. The embedding algorithm determines the set of layout topologies that will be transformed into the physical layouts for further processing. A layout topology is specified as a graph together with the set of cyclic orders of the vertices, and the layer assignment of the edges.
Files
Name | Size | Download all |
---|---|---|
md5:e98ad19f17cd8bdf25f170bf03bd05fa
|
4.6 MB | Preview Download |
md5:e897b79fadb3e940edf19d080c908d7d
|
5.0 MB | Download |
Additional details
- Eprint ID
- 26962
- Resolver ID
- CaltechCSTR:1983.5104-tr-83
- Created
-
2002-07-25Created from EPrint's datestamp field
- Updated
-
2019-10-03Created from EPrint's last_modified field
- Caltech groups
- Computer Science Technical Reports