Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published November 17, 1997 | Published
Journal Article Open

How tunneling currents reduce plasma-induced charging

Abstract

As semiconductor manufacturing moves towards smaller logic devices and thinner gate oxides, there is serious concern that pattern-dependent charging during plasma etching will impede progress by distorting etch profiles and by causing oxide breakdown. Simulations of the final overetch predict that the use of ultrathin oxides (<= 5 nm), combined with a low substrate potential, will actually eliminate notching by enabling electron tunneling from the substrate to decrease surface charging potentials at the bottom of high aspect ratio trenches. Comparison with published experimental results validates the simulations.

Additional Information

© 1997 American Institute of Physics. (Received 24 June 1997; accepted 18 September 1997) This work was supported by an NSF-Career Award and a Camille Dreyfus Teacher-Scholar Award to KPG.

Attached Files

Published - HWAapl97a.pdf

Files

HWAapl97a.pdf
Files (116.1 kB)
Name Size Download all
md5:29f75448ace7c0d1921a863757e510a6
116.1 kB Preview Download

Additional details

Created:
September 13, 2023
Modified:
October 23, 2023