Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published November 22, 2004 | public
Book Section - Chapter Open

A 10Gb/s data-dependent jitter equalizer

Abstract

An equalization circuit is presented that reduces data-dependent jitter by aligning data transition deviations. This paper presents an analytic solution to data-dependent jitter and demonstrates its impact on the phase noise of the recovered clock. A data-dependent jitter equalizer is presented that compensates for impairment of the channel and lowers the phase noise of the recovered clock. The circuit is implemented in a SiGe BiCMOS process and operates at 10 Gb/s. It suppresses phase noise resulting from data-dependent jitter by 10 dB.

Additional Information

© Copyright 2004 IEEE. Reprinted with permission

Files

BUCcicc04.pdf
Files (574.0 kB)
Name Size Download all
md5:bd17859c964ff6373ba6b2c9b651c569
574.0 kB Preview Download

Additional details

Created:
August 22, 2023
Modified:
October 16, 2023