Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published November 2018 | Published
Book Section - Chapter Open

A Sub-Picosecond Hybrid DLL for Large-Scale Phased Array Synchronization

Abstract

A large-scale timing synchronization scheme for scalable phased arrays is presented. This approach utilizes a DLL co-designed with a subsequent 2.5GHz PLL. The DLL employs a low noise, fine/coarse delay tuning to reduce the in-band rms jitter to 323fs, an order of magnitude improvement over previous works at similar frequencies. The DLL was fabricated in a 65nm bulk CMOS process and was characterized from 27MHz to 270MHz. It consumes up to 3.3mW from a 1V power supply and has a small footprint of 0.036mm^2.

Additional Information

© 2018 IEEE. This work was sponsored by Caltech's Space Solar Power Project (SSPP).

Attached Files

Published - 08579340.pdf

Files

08579340.pdf
Files (4.8 MB)
Name Size Download all
md5:dbd279cf80cbf5524feaffbdb5cfe616
4.8 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
October 19, 2023