Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published June 1980 | Published
Book Section - Chapter Open

Design Integrity and Immunity Checking: A New Look at Layout Verification and Design Rule Checking

Abstract

A program implementing a novel approach to layout verification is presented. The approach uses topological and device information to eliminate most false and unchecked errors. This technique, coupled with a hierarchical front end to eliminated redundant checks, is appropriate for layout verification of VLSI designs. Design rules appropriate for this technique, some usage rules in the context of structured design, and a discussion of the future of design rule checking are also presented.

Additional Information

© 1980 IEEE. We would like to express our gratitude to the participants in the Silicon Structures Project at Caltech for all the support and encouragement they gave during this work. Special thanks go out to Ivan Suthcrland, Don Oestreicher, Jim Kajiya, Ricky Mosteller and Eric Barton for specific suggestions and help during the course of this work. Credit is due to Don Oestreicher for the exposure function calculations.

Attached Files

Published - 01585254.pdf

Files

01585254.pdf
Files (569.0 kB)
Name Size Download all
md5:8145e1805ce7f3ba68759f8b3a954426
569.0 kB Preview Download

Additional details

Created:
August 19, 2023
Modified:
October 26, 2023