Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published July 1985 | Published
Journal Article Open

A Hardware Architecture for Switch-Level Simulation

Abstract

The Mossim Simulation Engine (MSE) is a hardware accelerator for performing switch-level simulation of MOS VLSI circuits [1], [2]. Functional partitioning of the MOSSIM algorithm and specialized circuitry are used by the MSE to achieve a performance improvement of /spl gt/ 300 over a VAX 11/780 executing the MOSSIM II program. Several MSE processors can be connected in parallel to achieve additional speedup. A virtual processor mechanism allows the MSE to simulate large circuits with the size of the circuit limited only by the amount of backing store available to hold the circuit description.

Additional Information

© 1985 IEEE. Manuscript received January 20, 1985; revised March 28, 1985. This research was supported by the Defense Advanced Research Projects Agency, ARPA order number 3771, and monitored by the Office of Naval Research under Contract N00014-79-C-0597.

Attached Files

Published - 01270120.pdf

Files

01270120.pdf
Files (2.1 MB)
Name Size Download all
md5:e1018a810ba03c185a5ff58752c4dac2
2.1 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
October 26, 2023