Published June 2008
| Published
Book Section - Chapter
Open
A tunable concurrent 6-to-18 GHz phased-array system in CMOS
Abstract
This paper presents a scalable phased-array receiver system that covers a tritave bandwidth of 6-to-18 GHz implemented in a 130nm CMOS process. The single receiver element with a 10-bit phase shifting resolution achieves a maximum phase error of 2.5° within a baseband amplitude variation of 1.5dB for an arbitrary target angle. This dense interpolation provides excellent phase error/offset calibration capability in the array. A 4-element electrical array pattern is measured at 6 GHz, 13.5 GHz and 18 GHz, showing a worst case peak-to-null ratio of 21.5dB. The EVM and phase noise improvements of the array compared with the single receiver element are also shown.
Additional Information
© 2008 IEEE. The authors would like to thank E. Keehr and J. Yoo of the California Institute of Technology, and J. DeFalco, R. Healy, and M. Sarcione of Raytheon for their technical discussions. The authors would also like to acknowledge Office of Naval Research for the support of this work through contract #N00014-04-C-0588.Attached Files
Published - 04632925.pdf
Files
04632925.pdf
Files
(11.6 MB)
Name | Size | Download all |
---|---|---|
md5:856e53c428e057829751f0695e5036cf
|
11.6 MB | Preview Download |
Additional details
- Eprint ID
- 75761
- Resolver ID
- CaltechAUTHORS:20170405-171251898
- N00014-04-C-0588
- Office of Naval Research (ONR)
- Created
-
2017-04-06Created from EPrint's datestamp field
- Updated
-
2021-11-15Created from EPrint's last_modified field