Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published June 1999 | public
Book Section - Chapter

Microservers: a new memory semantics for massively parallel computing

Abstract

The semantics of memory-a large state which can only be read or changed a small piece at a time-has remained virtually untouched since von Neumann, and its effects-latency and bandwidth-have proved to be the major stumbling block for high performance computing. This paper suggests a new model, termed "microservers," that exploits "Processing-In- Memory" VLSI technology, and that can reduce latency and memory traffic, increase inherent opportunities for concurrency, and support a variety of highly concurrent programming paradigms. Application of this model is then discussed in the framework of several on-going supercomputing programs, particularly the HTMT petaflops project.

Additional Information

© 1999 ACM. This work was sponsored in part by the Jet Propulsion Laboratory and the California Institute of Technology through the REE and HTMT projects, with support from NSF Grant MIP 9503682, NASA, DARPA, and the NSA.

Additional details

Created:
August 19, 2023
Modified:
October 20, 2023