Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1997 | Published
Book Section - Chapter Open

An Adaptive WTA using Floating Gate Technology

Abstract

We have designed, fabricated, and tested an adaptive Winner-Take-All (WTA) circuit based upon the classic WTA of Lazzaro, et al [1]. We have added a time dimension (adaptation) to this circuit to make the input derivative an important factor in winner selection. To accomplish this, we have modified the classic WTA circuit by adding floating gate transistors which slowly null their inputs over time. We present a simplified analysis and experimental data of this adaptive WTA fabricated in a standard CMOS 2µm process.

Additional Information

© 1997 Massachusetts Institute of Technology.

Attached Files

Published - 1205-an-adaptive-wta-using-floating-gate-technology.pdf

Files

1205-an-adaptive-wta-using-floating-gate-technology.pdf
Files (1.4 MB)

Additional details

Created:
September 15, 2023
Modified:
January 13, 2024