Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published 1982 | public
Journal Article

A notation for designing restoring logic circuitry in CMOS

Abstract

A program notation is introduced together with a technique for translating programs in that notation into transistor diagrams for CMOS integrated circuits. A number of restrictions are imposed on the programs ensuring every circuit thus obtained to be restoring. The program notation caters to hierarchical design. It is shown how the observance of the restrictions can be checked for each level of the hierarchy separately. The techniques discussed in this paper may be viewed as a modest step towards silicon compilation.

Additional Information

© 1982 Benn Electronics Publications. The research described in this paper was sponsored by the Defense Advanced Research Projects Agency, ARPA Order Number 3771, and monitored by the Office of Naval Research under contract number N00014-79-C-0597. This paper is an adaptation of a presentation given at the 2nd Caltech Conference on VLSI, which was held in January 1981.

Additional details

Created:
August 19, 2023
Modified:
March 5, 2024