Published January 1986
| Published
Journal Article
Open
A Hierarchical Timing Simulation Model
- Creators
- Lin, Tzu-Mu
-
Mead, Carver A.
Chicago
Abstract
A hierarchical timing simulation model has been developed to deal with VLSI designs at any level of representation. A set of physically based parameters are used to characterize the behavior and timing of a semantic design object (cell) independent of its composition environment. As cells are composed, the parameters of the composite cell can be determined from those of the component cells either analytically or by simulation. Based on this model, a behavior-level simulator has been developed and combined with other tools to form an integrated design system that fully supports the structured design methodology.
Additional Information
© 1986 IEEE. Manuscript received October 8. 1984. This work was supported by the System Development Foundation.Attached Files
Published - 01270186.pdf
Files
01270186.pdf
Files
(943.5 kB)
Name | Size | Download all |
---|---|---|
md5:680be8cb65b8364c397f65656876d865
|
943.5 kB | Preview Download |
Additional details
- Eprint ID
- 54038
- Resolver ID
- CaltechAUTHORS:20150123-155931107
- System Development Foundation
- Created
-
2015-01-24Created from EPrint's datestamp field
- Updated
-
2021-11-10Created from EPrint's last_modified field