Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published September 2008 | Published
Journal Article Open

Low-Power Circuits for Brain–Machine Interfaces

Abstract

This paper presents work on ultra-low-power circuits for brain–machine interfaces with applications for paralysis prosthetics, stroke, Parkinson's disease, epilepsy, prosthetics for the blind, and experimental neuroscience systems. The circuits include a micropower neural amplifier with adaptive power biasing for use in multi-electrode arrays; an analog linear decoding and learning architecture for data compression; low-power radio-frequency (RF) impedance-modulation circuits for data telemetry that minimize power consumption of implanted systems in the body; a wireless link for efficient power transfer; mixed-signal system integration for efficiency, robustness, and programmability; and circuits for wireless stimulation of neurons with power-conserving sleep modes and awake modes. Experimental results from chips that have stimulated and recorded from neurons in the zebra finch brain and results from RF power-link, RF data-link, electrode- recording and electrode-stimulating systems are presented. Simulations of analog learning circuits that have successfully decoded prerecorded neural signals from a monkey brain are also presented.

Additional Information

© 2008 IEEE. Manuscript received November 01, 2007; revised May 16, 2008. Current version published October 24, 2008. This work was supported in part by a grant from the McGovern Institute Neurotechnology Program (MINT) at MIT. This paper was recommended by Associate Editor M. Sawan.

Attached Files

Published - Sarpeshkar_2008p173.pdf

Files

Sarpeshkar_2008p173.pdf
Files (2.5 MB)
Name Size Download all
md5:bca6614e31d3184e7f569a5390f10a1a
2.5 MB Preview Download

Additional details

Created:
August 22, 2023
Modified:
October 23, 2023