Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published May 1, 2012 | public
Report Open

Switch-Level Modeling of MOS Digital Circuits

Abstract

The switch-level model describes the logical behavior of digital circuits implemented in metal oxide semiconductor (MOS) technology. In this model a network consists of a set of nodes connected by transistor "switches" with each node having a state 0, 1, or X, and each transistor having a state open, closed, or unknown. The logic simulator MOSSIM II has been implemented with this model as its basis. MOSSIM II can simulate a wide variety of MOS circuits at speeds approaching those of event-driven logic gate simulators. The simulator can apply additional tests to detect potential timing errors, unrestored logic levels in CMOS, and unrefreshed dynamic charge. This paper provides an overview of the switch-level model and how it is applied in MOSSIM II.

Additional Information

This paper will appear in the Proceedings of ISCAS 1982. This work was funded in part by Defense Advanced Research Contracts Agency ARPA Order Number 3771 and by the Caltech Silicon Structures Project.

Files

TM_5012.pdf
Files (1.5 MB)
Name Size Download all
md5:90a3a974b5cbaa130950e5dff6302371
1.5 MB Preview Download

Additional details

Created:
August 19, 2023
Modified:
December 22, 2023