Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published June 1998 | public
Book Section - Chapter

Real-time 2-D feature detection on a reconfigurable computer

Abstract

We have designed and implemented a system for real-time detection of 2-D features on a reconfigurable computer based on Field Programmable Gate Arrays (FPGA's). We envision this device as the front-end of a system able to track image features in real-time control applications like autonomous vehicle navigation. The algorithm employed to select good features is inspired by Tomasi and Kanade's method. Compared to the original method, the algorithm that we have devised does not require any floating point or transcendental operations, and can be implemented either in hardware or in software. Moreover, it maps efficiently into a highly pipelined architecture, well suited to implementation in FPGA technology. We have implemented the algorithm on a low-cost reconfigurable computer and have observed reliable operation on an image stream generated by a standard NTSC video camera at 30 Hz.

Additional Information

© 1998 IEEE. Date of Current Version: 06 August 2002. The authors acknowledge Synopsys and Xilinx for their continued support, and are grateful to Paul Laity for providing us with a pre-release of the Xilinx Logi-Core Multiplier library and to Brad Taylor for many discussions on porting the feature selection algorithm to the G800 reconfigurable computer.

Additional details

Created:
August 19, 2023
Modified:
October 24, 2023