Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published June 6, 2004 | public
Book Section - Chapter

An Active Analog Delay and the Delay Reference Loop

Abstract

Wireline signal processing circuits such as transversal equalizers rely on true time delay. An active analog delay stage is proposed that requires a sixteenth of the area of a comparable LC delay line. A delay reference loop is also presented to tune the delay stage against process, voltage, and temperature variations. A reference signal is introduced to tune the delay. The impact of non-idealities must be considered, to understand the relationship between the reference frequency and the locked time delay. A SiGe BiCMOS implementation of the active analog delay stage and delay reference loop is presented that operates to 10 Gb/s.

Additional Information

© 2004 IEEE. Issue Date: 6-8 June 2004. Date of Current Version: 09 August 2004. We would like to thank Behnam Analui and Hossein Hashemi for their guidance and the members of CHIC at Caltech for suggestions about the design, and IBM corp. for chip fabrication.

Additional details

Created:
August 22, 2023
Modified:
January 13, 2024